APPARATUS AND METHOD FOR PRECISELY CONTROLLING TERMINATION IMPEDANCE

by

James R. Lundberg

Assignee: IP-First LLC

1045 Mission Court Fremont, CA 94539

Address correspondence to:

Huffman Law Group, P.C. Customer Number 23669

TITLE

APPARATUS AND METHOD FOR PRECISELY CONTROLLING TERMINATION IMPEDANCE

by

James R. Lundberg

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims the benefit of U.S. Provisional Application No. 60/433551, filed on 12/13/2002, which is herein incorporated by reference for all intents and purposes.

[0002] This application is related to the following copending U.S. Patent Applications, which are filed on the same day as this application, which has a common assignee and at least one common inventor, and which is herein incorporated by reference in its entirety for all intents and purposes:

SERIAL NUMBER	DOCKET NUMBER	TITLE
	CNTR.2116	OUTPUT DRIVER IMPEDANCE CONTROLLER
	CNTR.2118	APPARATUS AND METHOD FOR ADJUSTING THE IMPEDANCE OF AN OUTPUT DRIVER

BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

[0003] The present invention relates to IC output driver circuits, and more particularly to a method and apparatus for providing precise on-chip bus pull-up impedance for N-channel open drain output drivers where the impedance presented to the bus is insensitive to fluctuations in temperature and voltage, and variations due to fabrication.

DESCRIPTION OF THE RELATED ART

[0004] In earlier integrated circuit (IC) designs, CMOS drivers were configured as push-pull elements. Consequently, the noise seen on an output bus fluctuated significantly in response to various factors, including circuit temperature, supply voltage, fabrication process differences, the number of devices on the bus, etc. more recent years, as technological advances have resulted in the scaling of device size and voltage levels, designers have been forced to aggressively address noise problems on external buses in order to maximize the operating speed of circuits within a system. A bus typically includes one or more signal lines collectively routed on a system board or the like, where each signal line can be modeled as a transmission line subject to noise (e.g., reflections, cross-talk, etc.).

[0005] One aspect of more recent output driver solutions has been a move in the industry from push-pull output

configurations to differential receiver configurations. In a differential receiver configuration, one side of a differential receiver is supplied with a reference voltage and the other side is driven by an open drain N-channel device. The open drain N-channel devices are provided on-chip and bus pull-up terminations are generally provided externally, typically on a system motherboard or the like. Providing pull-up terminations on a motherboard grants system designers a level of flexibility to address bus noise problems that has heretofore been unavailable.

[0006] The aforementioned types of output drivers have become prevalent within the industry. One particular example of this prevalence is exhibited by the Pentium® II x86 microprocessor, a product of the Intel® Corporation. The Pentium II employs open drain N-channel output devices to drive a 1.5 Volt (V) bus having a 1.0 V reference threshold. Motherboards for this processor generally employ 56 ohm pull-up terminations. Although no particular pull down impedance has been specified, open drain output drivers have been used to comply with bus switching and timing specifications. Without compensating for process, voltage, and temperature variations, however, the channel resistance of an open drain N-channel output driver can vary anywhere from approximately 4 to 80 ohms. And since microprocessor designers can only anticipate acceptable limits for process, voltage, and temperature fluctuations, have been compelled in Pentium ΙI motherboardcompatible designs to add slew rate controls on the order

of 2-3 nanoseconds (ns) to output signal edges to reduce noise on output buses.

With the Pentium III®, Intel introduced a means [0007] whereby designers are provided with a reference impedance that can be used to set the impedance of the output drivers on the bus. A pin on the processor package, referred to as NCHCTRL, is connected to the bus voltage, referred to as VTT, through a precision 14 ohm resistor, with a maximum specified resistance of 16 ohms. The precision resistor is external to the microprocessor chip and is therefore independent of the temperature and voltage variations seen by output drivers on the chip. In addition, pull-up terminations for compatible configurations are to provided on-chip rather than on the motherboard of a And another pin, RTT, is provided, to which a precision resistor, R, is to be connected between the pin The impedance across the precision resistor indicates the desired impedance for all pull-up terminations. Hence, a system designer is able to set the bus pull-up impedance for all of the signals on a part through one external resistor. specification, Ву resistor can range from 40 to 130 ohms, thus enabling system designers to adjust the pull-up terminations on Nchannel open drain buses to compensate for noise loading.

SUMMARY OF THE INVENTION

[0008] An impedance controller that controls termination impedance of at least one output based on a reference value

of according to embodiment the present invention an includes a programmable reference impedance generator, at termination logic element, and an matching controller. The programmable reference impedance generator develops a reference impedance controlled by a reference impedance control input. Each termination logic includes a programmable termination generator coupled to a corresponding output and controlled by termination impedance control input. The impedance matching controller continually adjusts the reference impedance control input to match the reference impedance with the reference value within a predetermined tolerance and generates the termination impedance control input based on the reference impedance control input.

[0009] In specific embodiment, the programmable а reference impedance generator and each programmable termination impedance generator includes a binary array of matched P-channel devices. In one embodiment, impedance generators each provide a pull-up impedance relative to a source voltage. The impedance matching include a voltage sensor and impedance controller may control logic. In this case, the voltage sensor senses a voltage difference between a reference voltage developed across the reference device and а voltage of the programmable reference impedance generator and asserts an error signal indicative thereof. The impedance control logic adjusts the reference impedance control input based on the error signal. In one embodiment, the reference value is a reference resistor, where a voltage source is

applied across the reference resistor and the programmable reference impedance generator coupled in series at an intermediate junction. The voltage sensor asserts the error signal indicative of voltage of the intermediate junction relative to one-half of a voltage level of the voltage source.

[0010] In one embodiment, the impedance control logic receives a clock signal and increments or decrements the reference impedance control input during selected cycles of the clock signal. The impedance matching controller may further include bias adjustment logic that combines a bias amount with the reference impedance control input to provide the termination impedance control input. Output bias logic, such as programmable fuses or the like, may be included that is programmed to provide the bias amount.

[0011] An integrated circuit (IC) according to an embodiment of the present invention includes a reference pin for coupling to an external reference resistor and at least one output pin, at least one termination logic element, and impedance matching logic. Each termination logic element includes а programmable termination impedance generator controlled by a termination impedance control input and is coupled to a corresponding output pin. impedance matching logic includes a reference impedance generator controlled by a reference impedance control input, comparator logic, and output termination logic. The comparator logic continually adjusts the reference impedance control input to equalize values of the reference resistor and the programmable

reference impedance generator within a predetermined tolerance. The output termination logic controls the termination impedance control input based on the reference impedance control input.

[0012] The IC may include output bias logic that provides an adjustment value, in which case the output termination logic may include bias adjustment logic that combines the reference impedance control input with the adjustment value to provide the termination impedance The programmable reference impedance control input. and each programmable termination impedance generator generator may be implemented as a binary array of matched P-channel impedance devices.

[0013] method of controlling pull-up termination impedance of at least one output based on a reference resistance includes applying a reference voltage across the reference resistance and a reference impedance generator coupled in series, the reference impedance generator having a reference impedance input, periodically adjusting the reference impedance input to equalize voltages of reference impedance generator and the reference resistance within a predetermined tolerance, and controlling termination impedance input of at least one pull-up impedance generator based on the reference impedance input, where each pull-up impedance generator being coupled to a corresponding output.

[0014]. The method may further include sensing voltage at an intermediate junction of the reference impedance

generator and the reference resistance. In this case, the may include comparing the voltage method at the junction with one-half of intermediate the reference voltage. The periodically adjusting the reference impedance input may include incrementing or decrementing a digital value during selected cycles of a clock signal. The method may further include programming a bias adjust value and combining the bias adjust value with reference impedance input. The method may further include activating selected ones of a binary array of matched Pchannel devices of the reference impedance generator based on the reference impedance input, and activating selected ones of a binary array of matched P-channel devices of each pull-up impedance generator based on the termination impedance input.

BRIEF DESCRIPTION OF THE DRAWINGS

[0015] The benefits, features, and advantages of the present invention will become better understood with regard to the following description, and accompanying drawings where:

[0016] FIG. 1 is a simplified block diagram of an integrated circuit (IC) including an system for precisely controlling the termination impedance of a transmission line according to an exemplary embodiment of the present invention;

[0017] FIG. 2 is a more detailed block diagram of the impedance matching logic of FIG. 1 according to an exemplary embodiment of the present invention;

[0018] FIG. 3 is a schematic diagram of an impedance generator implemented according to an exemplary embodiment of the present invention, which may be used to implement the impedance generator of FIG. 2 and/or to implement any of the pull-up logic elements of FIG. 1; and

[0019] FIG. 4 is a flowchart diagram illustrating a method of controlling the pull-up termination impedance of at least one output based on a reference resistance according to an exemplary embodiment of the present invention.

DETAILED DESCRIPTION

[0020] The following description is presented to enable one of ordinary skill in the art to make and use the present invention as provided within the context of particular application and its requirements. Various modifications to the preferred embodiment will, however, be apparent to one skilled in the art, and the general principles defined herein may be applied to embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shown and described herein, but is to be accorded the widest scope consistent with the principles and novel features herein disclosed.

[0021] The inventor of the present application has recognized the need for monitoring the external precision resistor and for adjusting the pull-up impedance of the bus pull-up termination devices on the chip so that they match the impedance seen through the precision resistor. He has therefore developed an apparatus and method for precisely controlling the termination impedance of a transmission line, as will be further described below with respect to FIGURES 1-4.

[0022] FIG. 1 is a simplified block diagram of integrated circuit (IC) 101 including an system for precisely controlling the termination impedance transmission line according to an exemplary embodiment of The IC 101 includes present invention. externally-available input/output (I/O) pins, including a reference resistor pin RTT and multiple output pins, individually shown as OUT1, OUT2, ..., OUTN, where N is a positive integer. A pin and the signal it carries are called by the same name unless otherwise specified. 101 develops a voltage reference signal or otherwise receives voltage supply signal VDD. The VDD signal may be provided from an external pin relative to a ground (GND) In the embodiment shown, an external pin (not shown). reference resistor R, shown in dashed lines, is coupled between pins RTT and ground. By specification, resistor R ranges anywhere between 40 to 130 ohms and may be a precision resistor or the like (e.g., a 1% resistor), although the present invention is not limited to any specific value, range or resistor type. In addition, it is

anticipated that a voltage other than VDD will be provided according to the present invention. For example, provision of a VTT voltage is comprehended as has been described above.

[0023] The IC 101 includes impedance matching logic 103, which receives the VDD signal and which monitors the impedances of the external reference resistor R and an internal impedance generator 207 (FIG. 2). embodiment shown, the impedance matching logic 103 monitors the voltage level of the RTT pin and provides a 6-bit digital value PSUM[5:0] over a 6-bit internal bus 105 to multiple termination or pull-up logic elements (individually numbered from 1 to N) provided on the IC 101. Each of the individual pull-up logic elements 107 receives the VDD signal and is coupled to a corresponding one of the output pins OUTx (where "x" is any integer from 1 to N denoting a particular output pin). Within each of the pull-up logic elements 107, each bit of the PSUM[5:0] value enables/disables a corresponding group of an array of matched P-channel devices having a common drain point and employed to pull-up and terminate a corresponding OUTx pin. The PSUM[5:0] value specifies the number of P-channel devices that are to be turned on (or activated) within each of the pull-up logic elements 107 to pull-up and terminate the corresponding OUTx signal within a specified error. the embodiment shown, the PSUM[5:0] value allows adjustment of the impedance of the pull-up logic devices 107 in 64 equally-spaced steps.

In operation, the impedance matching logic 103 maintains a local binary array of matched P-channel devices that is substantially identical to the binary array in each of the pull-up logic elements 107. Each of the arrays are organized or divided into binary groups for digital output impedance control, as further described below. impedance of the local binary array within the impedance is continually monitored logic 103 matching PSUM[5:0] value is adjusted up or down so that the voltage across the internal array is within a predetermined tolerance of the voltage across the resistor R. embodiment, the predetermined tolerance is an error voltage approximately 50 milli-volts (mV). The impedance of the pull-up logic elements 107 is determined or otherwise updated on selected cycles of a bus clock, INT BCLK (e.g., every two INT BCLK cycles), and the pull-up logic elements 107 are transparently updated.

[0025] Output bias logic 109 is provided to add or subtract bias to the PSUM[5:0] value provided over the bus 105. A 4-bit value PADD[3:0] is provided from the output bias logic 109 to the impedance matching logic 103 to identify an amount to be added to or subtracted from the PSUM[5:0] value. A control signal PSUBEN provided by the output bias logic 109 to the impedance matching logic 103 determines whether the amount is to be added (when PSUBEN is not asserted) or subtracted (when PSUBEN is asserted). In one embodiment, the PADD[3:0] value is directly added to (e.g., when PSUBEN is logic 0 or not asserted) or otherwise directly subtracted from (e.g., when PSUBEN is logic 1 or

asserted) the PSUM[5:0] value. In an alternative embodiment, the PSUM[5:0] value is proportionally increased or decreased according to the value of PADD[3:0] and the PSUBEN signal. For example, if PADD[3:0] is set at 1000b (binary) and the PSUBEN signal is not asserted, then the PSUM[5:0] is increased by 50 percent.

In a particular embodiment, the output bias logic [0026] 109 includes or is otherwise programmed by a set of fuses 110 incorporated on the IC 101. For example, the programmed state of the set of fuses 110 is determined by a test procedure or the like on a part-by-part basis. but one of the set of fuses 110 corresponds to lower bits of PSUM[5:0] value. In this manner, blowing selected fuses allows a designer to increase or decrease the of PSUM[5:0] The output bias logic 109 is a control mechanism that enables a designer to compensate for variations across the IC 101.

[0027] FIG. 2 is a more detailed block diagram of the impedance matching logic 103 according to an exemplary embodiment of the present invention. The impedance matching logic 103 includes an impedance controller 201, which receives the INT BCLK, VDD and RTT signals. controller 201 includes a voltage sensor 203 which receives the VDD signal and which monitors the voltage of the RTT pin, shown locally as a signal INP. The INP signal is provided to the impedance generator 207, which presents an impedance between the VDD and INP signals based on a 6-bit input control value SUM[5:0]. The voltage sensor 203 effectively compares the voltages of the VDD and INP

signals and generates signals HI and LO to impedance control logic 205 in an attempt to equalize the voltage levels across the impedance generator 207 and the resistor R within a predetermined tolerance. The impedance control 205 increments/decrements the SUM[5:0] value response to the HI/LO signals to control the impedance of the impedance generator 207 until VDD - INP = INP within the predetermined error voltage (or so that the voltage of the INP signal is one-half the voltage of VDD within the predetermined error voltage). In other words, the voltage sensor 203 and the impedance control logic 205 cooperate in attempt to equalize the impedance (via voltage) of the impedance generator 207 with the impedance (via voltage) of the resistor R within the predetermined tolerance (via error voltage amount).

[0028] The VDD source voltage is divided by the resistor R and the impedance of the impedance generator 207 to provide an intermediate voltage of the INP signal. If the voltage of the INP signal is too high indicating that the impedance of the impedance generator 207 is too low less than R), then the voltage sensor 203 asserts the HI signal and negates the LO signal. The impedance control logic 205 responds by decrementing the SUM[5:0] value to increase the impedance of the impedance generator 207. voltage sensor 203 asserts the LO signal and negates the HI signal when the INP signal is too low indicating that the impedance of the impedance generator 207 is too high relative to the resistor R. The impedance control logic 205 responds by incrementing the SUM[5:0] value to decrease

the impedance of the impedance generator 207. In the embodiment shown and described, the SUM[5:0] value is inversely proportional to the impedance of the impedance generator 207, although a proportional relationship is also contemplated.

[0029] embodiment, the voltage sensor 203 In one includes a pair of sense amplifiers (not shown) having voltage reference settings separated by the predetermined error voltage relative to one-half the voltage of VDD. this case, a high sense amplifier has a set point of about one-half the error voltage above 1/2 VDD for controlling the HI signal and the low sense amplifier has a set point of one-half the error voltage below 1/2 VDD for controlling the LO signal. Each sense amplifier compares the voltage of the INP signal relative to its set point. voltage of the INP signal rises above one-half the error voltage, then HI is asserted, if INP falls below one-half the error voltage, then LO is asserted, and if INP is within one-half of the error voltage of 1/2 VDD, neither HI or LO is asserted and no action is taken. more specific embodiment, the predetermined error voltage is approximately 50 mV so that the high sense amplifier is set to approximately 25 mV above 1/2 VDD while the low sense amplifier is set to approximately 25 mV below 1/2 VDD. The gap of the error voltage can be set for a tight tolerance for greater accuracy or otherwise set relatively wide tolerance to save power.

[0030] In one embodiment, the impedance control logic 205 is a digital circuit controlled by the INT BCLK signal,

and adjusts (e.g., increments or decrements) the SUM[5:0] value during selected cycles of the INT BCLK signal, such as every clock cycle or every other clock cycle, etc.

The INT BCLK and SUBEN signals, the PADD[5:0] [0031] value and the SUM[5:0] value are provided to bias adjustment logic 209, which outputs the PSUM[5:0] value. During selected cycles of the clock signal INT BCLK, such as every other clock cycle or the like, the bias adjustment logic 209 adjusts (e.g., increases or decreases) the PSUM[5:0] value based on the PADD[3:0] value and control signal PSUBEN. As previously described, in one embodiment the PADD[3:0] value is either added to or subtracted from the SUM[5:0] value and in embodiment, the SUM[5:0] value is either proportionally increased or decreased according to the PADD[3:0] value. The final result is asserted by the bias adjustment logic 209 as the PSUM[5:0] value on the bus 105 of the IC 101. In this manner, the PSUM[5:0] value is a bias-adjusted version of the SUM[5:0] value.

[0032] FIG. 3 is a schematic diagram of an impedance 300 implemented according to generator an exemplary embodiment of the present invention, which may be used to implement the impedance generator 207 and/or to implement any of the pull-up logic elements 107. The impedance generator 300 includes a binary array of 63 P-channel devices P1 - P63 (or P63:N1). In one embodiment, each of the P-channel devices P63:P1 are matched so that the drain to source impedance is substantially the same. The source of each of the devices P63:P1 is coupled to VDD and the

drain is coupled to a pull-up signal PUP, which represents the INP signal of the impedance generator 207 or the corresponding OUTx signal of any of the pull-up logic elements 107. The devices P63:P1 are binarily grouped to correspond to each of the six bits of a binary impedance value XSUM[5:0], which represents the SUM[5:0] value when implementing the impedance generator 207 or the PSUM[5:0] value when implementing any of the pull-up logic elements A first array group is the sole device P1 having a gate which receives a signal PSO, a second array group 301 includes two devices P2 and P3 (P3:P2) each having gates receiving a signal PS1, a third array group 303 includes four devices P4 - P7 (P7:P4) each having gates receiving a signal PS2, a fourth array group 305 includes eight devices P8 - P15 (P15:P8) each having gates receiving a signal PS3, a fifth array group 307 includes 16 devices P16 - P31 (P31:P16) each having gates receiving a signal PS4, and a sixth array group 309 includes 32 devices P32 - P63 (P63:P31) each having gates receiving a signal PS5.

[0033] The PS5 - PS0 signals collectively form a binary value asserted by a buffer 301, which receives the XSUM[5:0] value. Each of the PS5 - PS0 signals is a buffered version of the corresponding bit of the XSUM[5:0] value. For example, the XSUM5 bit is buffered to generate the PS5 signal, the XSUM4 bit is buffered to generate the PS4 bit, and so on. Thus, as the XSUM[5:0] value is incremented or increased, the impedance between the VDD and PUP signals is decreased and vice-versa. For example, an XSUM[5:0] value of 100000b activates the array group 309

coupling approximately half (or 32) of the P-channel devices in parallel, while an XSUM[5:0] value of 100001b activates array groups P1 and 309 coupling 33 of the Pchannel devices in parallel, while an XSUM[5:0] value of 100010b activates array groups 303 and 309 coupling 34 of the P-channel devices in parallel, and so on. An XSUM[5:0] value of 000000b turns off all of the P-channel devices for a high impedance state while a value of 111111b activates all 63 of the P-channel devices for the lowest impedance In one embodiment, the array of devices P63:P1 are level. sized and grouped to provide a pull-up impedance ranging from approximately 20 to 150 ohms for the expected range of operating temperatures and bus voltage conditions, leaving well for anticipated fabrication process margin as variations.

[0034] FIG. 4 is a flowchart diagram illustrating a method of controlling the pull-up termination impedance of at least one output based on a reference resistance exemplary embodiment of according to an the present invention. At first block 401, an optional bias adjust value is programmed. In the specific IC embodiment as previously described, blowing selected fuses incorporated on the IC 101 provides a control mechanism to compensate for process variations across the IC 101. At next block 403, a reference voltage is applied across a reference impedance generator having a reference impedance input and the reference resistance. In the embodiment illustrated, the reference voltage may be a voltage source, such as the VDD signal or the like, which is applied across the

reference resistance and the reference impedance input coupled in series.

At next block 405, the reference impedance input [0035] is periodically (e.g., continuously) adjusted to equalized impedance of the reference impedance generator with the reference resistance within a predetermined tolerance. In the illustrated embodiment, a voltage is sensed at intermediate junction between the reference resistance and the reference impedance generator and compared with onehalf of the reference voltage (e.g., VDD). At next block 407, selected ones of a binary array of matched impedance devices of the reference impedance generator are activated based on the reference impedance input. In the illustrated embodiment, the reference impedance input is a digital value in which each bit activates a selected group of an array of matched P-channel devices.

[0036] At next block 409, the termination impedance input provided to each pull-up impedance generator coupled to a corresponding output is controlled based on the reference impedance input. If a bias adjust value is programmed, the bias adjust value is combined with the reference impedance input to adjust the termination impedance input at next block 411. In the illustrated embodiment, the bias adjustment logic 209 incorporates (adds, subtracts, or otherwise combines) the value to the SUM[5:0] value to generate the PSUM[5:0] value routed to each of the pull-up logic elements 107. At next block 413, selected ones of a binary array of matched impedance devices of the pull-up impedance generator are

activated based on the termination impedance input. As previously described, each of the pull-up logic elements 107 includes the same configuration of matched P-channel devices as the reference impedance generator 207, so that the output pull-up termination impedance is based on the reference impedance and any output bias adjustment.

[0037] An impedance controller according to embodiments present invention continuously adjusts termination impedance of each pull-up termination device of an IC during operation in a transparent manner. The termination impedance is continuously monitored and adjusted to compensate for temperature, voltage, and variations fabrication process in a manner that is transparent to the primary operation of the Fluctuations of the VDD signal do not effect termination impedance at the outputs since the variations occur in proportional manner to the INP signals. resistor R provides the benefit of being independent of the temperature variations of the IC 101.

Although the present invention has been described in considerable detail with reference to certain preferred thereof, versions other versions and variations possible and contemplated. For example, various alternative methods are contemplated for equalizing impedance of the programmable impedance generator 207 with the reference resistor, such as current techniques or the like. Moreover, although the present disclosure contemplates one implementation using metal-oxide semiconductor (MOS) type devices, including complementary

MOS devices and the like, such as, for example, NMOS and PMOS transistors, it may also be applied in a similar manner to different or analogous types of technologies and topologies, such as bipolar devices or the like.

[0039] Finally, those skilled in the art should that they can readily use the disclosed appreciate conception and specific embodiments as a basis designing or modifying other structures for providing out the same purposes of the present invention without departing from the spirit and scope of the invention as defined by the appended claims.

[0040] What is claimed is: